Recently Added - MATLAB Answers

Clear Filters

568 questions found in Answers

Results 101 - 150 of 568

1

answer

0 votes
1 view

Does HDL coder 3.4 (2014a) support VC707 board?

Asked by Medhat Elsayed on 28 Oct 2015

Latest activity Answered by Rahul Goel on 30 Oct 2015

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
16 views

Can we use ZedBoard (XC7Z020-CLG484) with Deep Learning HDL Toolbox ?

Asked by Ahmad Reda on 18 Oct 2020

Latest activity Answered by Siyuan Xu on 17 Mar 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
2 views

Xilinx System Generator simulink block

Asked by sameer al-obaidi on 18 Oct 2016

Latest activity Answered by Tim McBrayer on 18 Oct 2016

Accepted Answer by Tim McBrayer

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

Find Documentation, Examples and more on HDL Coder Supported Hardware in Help Center

1

answer

0 votes
5 views

Led Blinking with Zynq Platform

Asked by serhat yusuf Oztaskin on 26 Feb 2021

Latest activity Answered by Nagendra Repana on 25 Aug 2022

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
11 views

mw_setbook command not found

Asked by jianwei zhou on 28 Mar 2019

Latest activity Commented on by JT Ferrara on 13 May 2025

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
13 views

How to solve error Qt: Untested Windows version 6.2 detected! while trying to run create project task in hdl coder ?

Asked by arati bhanushali on 27 Aug 2016

Latest activity Edited by Kiran Kintali on 7 Jan 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

Find Code on HDL Coder Supported Hardware in File Exchange

0

answers

0 votes
8 views

HW/SW design on a Xilinx ZCU102 board with custom FMC ADRV9009 card without a Custom Reference Design?

Asked by Torbjörn Olsson on 20 Jun 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

0

answers

0 votes
0 views

HDL Coder Zedboard example led_blinking_4bit: Port-width of LED-Interface

Asked by Niklas Weis on 2 Sep 2020

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

0

answers

0 votes
4 views

ZYNQ 706 standalone application development through simulink

Asked by muhammad ahmad on 1 Sep 2022

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
1 view

Embedded and HDL Coder Support Packages HWsetup error

Asked by Omar Aly on 24 Aug 2021

Latest activity Answered by Omar Aly on 25 Aug 2021

Accepted Answer by Omar Aly

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

Potential Bugs in R2014b HDL Coder ('hdlcoder_slsysgen')

Asked by Vincent on 16 Nov 2014

Latest activity Answered by Kiran Kintali on 24 May 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

0

answers

0 votes
0 views

zc706 reference design from Communication Toolbox Support Package for Xilinx Zynq-Based Radio

Asked by Raz Elimelech on 15 Feb 2022

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
1 view

Error in converting function into fixed point using HDL Coder

Asked by serhat yusuf Oztaskin on 31 Mar 2021

Latest activity Answered by Kiran Kintali on 23 Apr 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

1 vote
3 views

Unable to execute `ADC/DAC Loopback Data Capture' example of HDL Coder Support Package for Xilinx RFSoC Devices.

Asked by Aunullah Qaiser on 17 Jan 2022

Latest activity Answered by Praful Pai on 11 Mar 2022

Accepted Answer by Aunullah Qaiser

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
6 views

Is it possible to control Zynq PS MIO using Embedded Coder?

Asked by Martin on 24 Oct 2024

Latest activity Answered by Kothuri on 6 Nov 2024

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
5 views

gm_interface_model.slx file throws unexpected error when it is run by clicking Monitor and Tune button.

Asked by adeeljsid on 13 Apr 2023

Latest activity Edited by Gowthami on 2 May 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
6 views

Importing IPs from Vivado to Simulink

Asked by SUHANYA M S on 1 Dec 2022

Latest activity Answered by Balavignesh on 21 Sep 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
5 views

Task "Vivado IP Packager" unsucessful in 2023, cannot generate HDL code

Asked by Emily on 17 Aug 2023

Latest activity Commented on by Yongjie on 10 Nov 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
2 views

Where i find the registration board files for the ZC706 and FMCOMMS 2/3/4

Asked by George Lucian Chiriac on 16 Dec 2021

Latest activity Answered by Jayadhar Alla on 17 Dec 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
2 views

How can I modify mapping options in HDL Workflow Advisor in Simulink?

Asked by JOAQUIN GARCIA ORDOÑEZ on 21 Mar 2020

Latest activity Edited by Kiran Kintali on 22 Mar 2020

Accepted Answer by Kiran Kintali

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
1 view

Conversion of GMM in MATLAB Code to VHDL using HDL Coder

Asked by Lee Kuang Shen on 9 Feb 2017

Latest activity Commented on by Tim McBrayer on 10 Feb 2017

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
19 views

How to add vivado to the matlab in ubuntu/linux system?

Asked by KH on 21 Oct 2024

Latest activity Commented on by KH on 21 Oct 2024

Accepted Answer by Sahas

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

0 votes
2 views

How to conned Xilinx Zedboard 7000 to matlab

Asked by Daniel_M on 31 May 2015

Latest activity Answered by Örs on 12 Sep 2016

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
2 views

instrumented MEX function...and HDL code...

Asked by Ali on 16 Jul 2013

Latest activity Answered by Kiran Kintali on 2 Nov 2020

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

0

answers

0 votes
0 views

HDL Counter implementation issues with Zedboard

Asked by Anirudh Acharya on 23 Oct 2015

Latest activity Edited by Anirudh Acharya on 24 Oct 2015

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

Error when I click on build model in SIMULINK

Asked by Ariz Wakil on 25 Apr 2017

Latest activity Answered by Kiran Kintali on 21 Oct 2020

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

0 votes
3 views

Vivado 2020.2 and HDL coder

Asked by Anonymous1 on 15 Feb 2022

Latest activity Answered by Stefanie Schwarz on 5 Dec 2022

Accepted Answer by Kiran Kintali

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
3 views

hdlsetuptoolpath takes no effect on Windows

Asked by legendbb on 20 Aug 2012

Latest activity Commented on by AMAL NN on 19 Apr 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
4 views

xilinx blockset is not shown in simulink library

Asked by shide agani on 15 Jun 2013

Latest activity Answered by Kiran Kintali on 6 Mar 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

3

answers

0 votes
5 views

Can't open HDL Workflow Advisor

Asked by Ben Kistler on 3 Jun 2020

Latest activity Commented on by Ben Kistler on 3 Jun 2020

Accepted Answer by Kiran Kintali

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

0 votes
13 views

MATLAB compatibility with VIVADO 2018.2 and VIVADO 2019.2

Asked by Jacob Fainguelernt on 18 Feb 2020

Latest activity Answered by Kiran Kintali on 7 Mar 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

1 vote
0 views

can't find function "copyXilinxFPGAExampleFiles() "

Asked by Yang Qinghua on 10 Jun 2020

Latest activity Commented on by mainak GH on 10 Mar 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

HDL Code generation and deploy data onto the hardware board

Asked by Vasanthi S on 16 Mar 2022

Latest activity Answered by Kiran Kintali on 17 Mar 2022

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
7 views

HDL Workflow Advisor Generate Software Interface : Failed Dot indexing is not supported for variables of this type

Asked by Jinyu Zhang on 28 Oct 2023

Latest activity Answered by Namnendra on 14 Oct 2024

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

0 votes
6 views

Error while targeting FPGA through simulink, I am trying to implement 'OFDM Transmit and Receive Using Analog Devices AD9361/AD9364' example of MATLAB.

Asked by Vedansh Garg on 23 Dec 2022

Latest activity Answered by Avinash on 11 Jan 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

0 votes
2 views

zedboard fpga in loop

Asked by irem on 20 Aug 2015

Latest activity Commented on by Eduardo Flores on 29 Nov 2020

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

0

answers

0 votes
2 views

HDL Coder Guided Hardware Setup for HDL Verifier Support Package Xilinx

Asked by Dr. W. Kurt Dobson on 12 Feb 2023

Latest activity Commented on by Dr. W. Kurt Dobson on 12 Feb 2023

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

0 votes
3 views

Generate host interface script and Generate Simulink software interface model unable to select.

Asked by Gaurav on 2 Aug 2024

Latest activity Edited by MULI on 21 Aug 2024

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

IP core generation zedboard FMCOMMS2 gives 2 critical warning in Vivado

Asked by pooria varahram on 24 Feb 2017

Latest activity Edited by Kiran Kintali on 24 May 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

how to create bit from image to feed as input to xilinx multiplier block in system generator

Asked by SHOBA MOHAN on 7 Mar 2017

Latest activity Answered by Kiran Kintali on 15 Nov 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
2 views

echo is off issue in matlab

Asked by aijaz on 4 Jul 2024

Latest activity Answered by Piyush Kumar on 24 Jul 2024

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
13 views

AD9361 Transceiver Help with FastLock Profile

Asked by William Katzianer on 5 Jun 2019

Latest activity Commented on by Neil MacEwen on 15 Jul 2019

Accepted Answer by Neil MacEwen

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

How to build a model using HDL coder library in simulink?

Asked by Fatema Dalal on 1 Feb 2021

Latest activity Commented on by Fatema Dalal on 2 Feb 2021

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

5 votes
29 views

HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022

Asked by MathWorks HDL Coder Team on 4 Jan 2022

Latest activity Commented on by Yongjie on 10 Nov 2023

Accepted Answer by MathWorks HDL Coder Team

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

Why do I encounter an error message when I attempt to generate code for a Xilinx System Generator Subsystem?

Asked by MathWorks Support Team on 13 Dec 2016

Latest activity Answered by MathWorks Support Team on 9 Jan 2017

Accepted Answer by MathWorks Support Team

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

Communications System Toolbox Support for Xilinx Zynq-based SDR - is the Xilinx ZC702 board supported?

Asked by Kevin Scarr on 1 May 2018

Latest activity Commented on by Kevin Scarr on 2 May 2018

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
4 views

Error while running monitor and tune on zedboard using matlab_2023 and xilinx2019.2

Asked by anuj maheshwari on 2 May 2024

Latest activity Answered by Abhishek Kumar Singh on 3 May 2024

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

3

answers

0 votes
5 views

Error " Dot indexing is not supported for variable of this type" comes when tried to configure HDL Coder support package for Xilinx Zynq Platform.

Asked by Malhar Ashtaputre on 24 Jun 2021

Latest activity Commented on by Kiran Kintali on 4 Nov 2022

Accepted Answer by Sameer Mule

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

1

answer

0 votes
0 views

Failed to program the device of the Zedboard Using matlab R2019b

Asked by Yuhwai Tseng on 23 Jul 2020

Latest activity Commented on by Yuhwai Tseng on 26 Jul 2020

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

2

answers

0 votes
6 views

IP Core generation for Generic Xilinx Platform without any AXI interface

Asked by nagendra badiger on 3 May 2019

Latest activity Answered by Morris on 19 Nov 2020

Accepted Answer by nagendra badiger

Code Generation HDL Coder HDL Coder Supported Hardware AMD FPGA and SoC Devices

Results 101 - 150 of 568

Filter By

Status Clear

Source Clear

Category Clear

1

1

1

1

1

1

0

0

0

1

1

0

1

2

1

1

1

1

1

1

1

1

2

1

0

1

2

1

1

3

2

1

1

1

2

2

0

2

1

1

1

1

1

2

1

1

1

3

1

2